at UBS
Bulge Bracket Investment BanksPosted a month ago
No clicks
**Business Risk Specialist (12 Months)**. Design and implement real-time trading rules and risk checks using FPGA (Verilog/VHDL) and high-performance C++. Key responsibilities include architecting cycle-accurate FPGA designs, building simulation and verification frameworks, and driving the full FPGA design flow. Interface C++ applications with FPGA hardware, implement lock-free data structures, and develop low-latency network apps. Analyze and optimize system performance, collaborate globally, and provide Level 3 support. Required skills: FPGA, Verilog/VHDL, C++, Linux, network interfaces (10/25/40/100GbE, RoCEv2), kernel bypass.
- Compensation
- Not specified
- City
- Not specified
- Country
- Not specified
Currency: Not specified
Full Job Description
| Join a high-performance team building ultra-low latency trading systems where nanoseconds matter. Youll design and implement a trading rules engine for real-time controls using a hybrid of FPGA hardware and high-performance C++, enabling deterministic execution and rapid interaction with the markets. Design and implement real-time trading rules and risk checks using FPGA (Verilog/VHDL) or C++. Architect cycle-accurate FPGA designs and high-speed network interfaces (10/25/40/100GbE, RoCEv2) is preferred. Build simulation and verification frameworks for FPGA reliability. Drive full FPGA design flow (synthesis, place & route, timing closure). Interface C++ applications with FPGA hardware for real-time orchestration. Implement lock-free data structures and concurrency control in Linux. Build low-latency network apps using kernel bypass (e.g., Rivermax). Analyze system performance and resolve latency bottlenecks. Collaborate with global IT, Quants, and Traders across asset classes. Provide Level 3 support for production systems. | Show more APAC Algo Trading Low Latency C++ Developer |
