LOG IN
SIGN UP
Canary Wharfian - Online Investment Banking & Finance Community.
Sign In
Forgot password?
Don't have an account?
or
Join Canary Wharfian
By signing up, you agree to our Terms & Conditions and Privacy Policy.
or

Unified Global Markets APAC COO - Business Manager

ExperiencedNo visa sponsorship
UBS logo

at UBS

Bulge Bracket Investment Banks

Posted a month ago

No clicks

**Role:** Unified Global Markets APAC COO - Business Manager **Responsibilities:** Architect and implement real-time trading rules engine using FPGA hardware and high-performance C++. Design, simulate, and verify cycle-accurate FPGA designs. Interact with C++ applications for real-time orchestration. Build low-latency network apps and resolve latency bottlenecks. Collaborate globally with IT, Quants, and Traders across diverse asset classes. Provide Level 3 support for production systems. **Skills Required:** Proficiency in FPGA design (Verilog/VHDL), C++, Linux, network interfaces (10/25/40/100GbE, RoCEv2), kernel bypass (e.g., Rivermax). Experience in lock-free data structures and concurrency control. Latency optimization and system performance analysis skills. Strong global collaboration and stakeholder management capabilities.

Compensation
Not specified

Currency: Not specified

City
Not specified
Country
Not specified

Full Job Description

Join a high-performance team building ultra-low latency trading systems where nanoseconds matter. Youll design and implement a trading rules engine for real-time controls using a hybrid of FPGA hardware and high-performance C++, enabling deterministic execution and rapid interaction with the markets. Design and implement real-time trading rules and risk checks using FPGA (Verilog/VHDL) or C++. Architect cycle-accurate FPGA designs and high-speed network interfaces (10/25/40/100GbE, RoCEv2) is preferred. Build simulation and verification frameworks for FPGA reliability. Drive full FPGA design flow (synthesis, place & route, timing closure). Interface C++ applications with FPGA hardware for real-time orchestration. Implement lock-free data structures and concurrency control in Linux. Build low-latency network apps using kernel bypass (e.g., Rivermax). Analyze system performance and resolve latency bottlenecks. Collaborate with global IT, Quants, and Traders across asset classes. Provide Level 3 support for production systems.Show more APAC Algo Trading Low Latency C++ Developer

Unified Global Markets APAC COO - Business Manager

Compensation

Not specified

City: Not specified

Country: Not specified

UBS logo
Bulge Bracket Investment Banks

a month ago

No clicks

at UBS

ExperiencedNo visa sponsorship

**Role:** Unified Global Markets APAC COO - Business Manager **Responsibilities:** Architect and implement real-time trading rules engine using FPGA hardware and high-performance C++. Design, simulate, and verify cycle-accurate FPGA designs. Interact with C++ applications for real-time orchestration. Build low-latency network apps and resolve latency bottlenecks. Collaborate globally with IT, Quants, and Traders across diverse asset classes. Provide Level 3 support for production systems. **Skills Required:** Proficiency in FPGA design (Verilog/VHDL), C++, Linux, network interfaces (10/25/40/100GbE, RoCEv2), kernel bypass (e.g., Rivermax). Experience in lock-free data structures and concurrency control. Latency optimization and system performance analysis skills. Strong global collaboration and stakeholder management capabilities.

Full Job Description

Join a high-performance team building ultra-low latency trading systems where nanoseconds matter. Youll design and implement a trading rules engine for real-time controls using a hybrid of FPGA hardware and high-performance C++, enabling deterministic execution and rapid interaction with the markets. Design and implement real-time trading rules and risk checks using FPGA (Verilog/VHDL) or C++. Architect cycle-accurate FPGA designs and high-speed network interfaces (10/25/40/100GbE, RoCEv2) is preferred. Build simulation and verification frameworks for FPGA reliability. Drive full FPGA design flow (synthesis, place & route, timing closure). Interface C++ applications with FPGA hardware for real-time orchestration. Implement lock-free data structures and concurrency control in Linux. Build low-latency network apps using kernel bypass (e.g., Rivermax). Analyze system performance and resolve latency bottlenecks. Collaborate with global IT, Quants, and Traders across asset classes. Provide Level 3 support for production systems.Show more APAC Algo Trading Low Latency C++ Developer